
|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **National University of Computer and Emerging Sciences, Lahore Campus** | | | | |
| C:\Users\saif\AppData\Local\Microsoft\Windows\Temporary Internet Files\Content.Word\final design.jpg | **Course:** | **Digital Logic Design** | **Course Code:** | **EE227** |
| **Program:** | **BS(Computer Science)** | **Semester:** | **Spring 2021** |
| **Due Date:** | **4th June, 2021** | **Weight** |  |
| **Section:** | **A & G** | **Roll No.** |  |
| **Assignment #** | **7** |  |  |
|  |  |  | **Section:** |  |

This is handwritten assignment. Please show complete working.

**Draw the circuit diagram for the following state diagram by filling in the truth table and finding the appropriate equations.**



1. **Using JK flip flop(s)**